. Normalized runtime, area and TNS for the AES cipher testcase after placement and routing, versus the number of timing exceptions applied.
. Normalized runtime, area and TNS for the AES cipher testcase after placement and routing, versus the number of timing exceptions applied.
lin SpyGlass [17] , timing exceptions are generated from a list of timing critical paths reported from STA tools, and each critical path is then tested whethertrue or false. Hence, auto-generated exceptions from commercial tools resemble the timing reports format which defines one startpoint , one endpoint, and several intermediate points along a timing path. However, designers define timing exceptions based on the knowledge of functionality, and use simplest forms, omitting detailed points in timing paths, to reduee the effort of describing many timing exceptions manually. . 10 
E
.. 0 z of lines in the ' go lden' constraint file at signoff. Henc e, manual identification and specification of valid timin g exceptions is often infeas ible. Recent commercial tools such as Cobalt [20] , FishTail [21] and Spy Glass [17] exemplify the drive for more effecti ve automatic gene ration and verification of timing excep tions with m inimum designer effort . It is expected that such tools will be very helpful in improving designer productivity. I Ideally, adding timing exceptions on the critical path of a design will reduce constraints and optimization effort , so that runtime and area will also be reduced. However, add ing more exceptions does not always result in better QOR and TAT, since too many exceptions requiring speci al care in design optim ization can give rise to neg ative side effects on opt imiz ation runtim e and quality. Figure I shows the rapid runtime increase with increasing number of timing exceptionswithout improving des ign area , and with small improvement in total negative slack (TNS) . The test case is the AES cip her circuit in Table   v .
Given the above , it is necessary to analyze the benefits of introduc ing timing exceptions in des ign optim ization processes, and to develop a new design methodology that effectively utilizes timing exceptions. In this paper, we explore the impact of timing exceptions in the design implementation flow through experiments that address three fundamental driving questions: I) Do tim ing exceptions help or hurt in design optimization? 2) Which exceptions give net benefit when applied? 3) When can such help ful exceptions be identified with sufficient accuracy? Our contributions are summarized as follows.
• We evaluate the impacts of timing exceptions on design QOR and TAT, and show that not all timing exceptions are beneficial in design optimization processes.
• We analyze the characteristics of timing exceptions and classify effective vs. ineffective timing exceptions.
• We exam ine various potential metrics to quantify the effectiveness of tim ing exceptions.
Abstract-Timing exceptions in Ie implementat ion processes, especially timing verification, help reduce pessimism that arises from unnecessary timing constraints by masking non-functional critical paths. Ideally, timing exceptions should always be helpful for quality of results (QOR) metr ics such as area or number of timing violations, and for design turnaround time (TAT) metrics such as tool runtime and number of design iterations. We expect this positive impact since timing exceptions reduce the number of constraints that the design optimization must satisfy.
In this work, we evaluate the impact of timing exceptions on design QOR and TAT, with respect to (1) the forms in which timing exception are declared, (2) the timing criticality of the target paths, (3) the number of applicable exceptions, and (4) the design stages at which timing exceptions are extracted and applied. From our experimental analyses, we observe that applying more exceptions in commercial tool flows does not consistently lead to better QOR, and often only increases runt ime unnecessarily. We analyze potential causes of unwanted impacts of timing exceptions, and examine various methods to filter out ineffective timing exceptions.
Implications of our study give preliminary guidelines for designers and EDA vendors regarding the use of timing exceptions in design optimization processes. Our work hopefully lays a foundation for novel design methodologies that can maximize the benefits of timing exceptions.
I. INTROD UCTION
As the complexity and size of Ie designs increase , exhaustive funct ional verification using event-based dynamic logic simulations has reached its limits. Gene ration of vecto rs considering all feasible operating scenarios is difficult, and requ ires exce ssive simul ation runtime for large designs. As a result, the static timing analysis (STA) verification methodology has become ubiquitous for des ign signoff. STA cons iders all poss ible signal trans itions in a des ign, but in a static way. Sinc e STA doe s not fully consider whether a given sign al transition can occur in actual operation of the design, the STA verification methodology can report timing failures on tim ing paths that are not exercised during actua l ope rations . Thus , tim ing optim ization bas ed on (inc remental) STA results will expend unnecessary effort to meet timing requirements for non-funct ional paths.
To avoid such unnecessary pessimism in STA, timing excep tions are used in the desig n verificat ion stage to filter out violations that correspond to non-functional timing paths. There are two major type s of tim ing exceptions: (I) false p aths that cannot be sens itized by any input vectors , and (2) multicycle paths along which signal propagation does not have to complete within one clock cycle. The former completely ignores tim ing requirements, while the latter relaxes timing requirements for the specified paths .
False paths in logic circu its have been stud ied in previous work s [1], [2] , [3] and [4] . Multicycle paths have also been investigated in the literature [5] , [6] , [7] . Liou et al. [8] present a false-path-aware statistical timing analysis framework. Higuch i et al. [9] investigate on a multicycle path analys is and detecting method. Yang et al. [10] propose an algorithm to identify multi cycle and false paths . However, most of the prev ious works present methods to identi fy false paths or multi cycl e paths , and focus on the use of timing exceptions at timing analysis and verification stages .
Separately from academic investig ations, designers have long analyzed timin g paths and specified timing exceptions manually. Such manual works are time-consuming and always error-prone. Furthermore, with the increase of system-on-chip (SOC) design size and complexity, timing exceptions can easily take up many thousands
• We give guidelines and a des ign methodology to utilize timing exceptions in design opt imization. The remainder of our paper is organized as follows . Section II presents motivational hypotheses on the insertion of timing exceptions in design optimization processes. The hypotheses are analyzed experimentally in Sections III, IV and V. Based on observations from our experiments, in Section VI we propose useful tips and a potential design methodology to use timing exceptions more effectively in design optimization. Finally, Section VII summarizes our conclusions. II. BACKGRO UND AND DRIVI NG QU ESTIO NS Timing except ions are described in Synopsys Design Constraints (SOC) format which defines detailed timing requirements for the des ign, e.g., clock cycle time and waveforms, I/O delays , and timing exceptions. The information can be passed to synthesis, timing-driven placement and routing tools, and final signoff static timing analysis (STA). Synopsys also provides a guideline [12] for using the SOC format.
Designers usually describe timing exceptions considering functional or architectural attributes of the design . Automatically generated timing exceptions can be added from commercial tools , such as those noted above , which support a path-validation function .
In the SOC, timing exceptions for false paths and multicyc1e paths are defined using the keywords 'set.false.path ' and 'set.multicycle.path ', respectively. Timing exception definitions can be categorized as shown in Figure 2 . designers must be concerned with. And, false or multi cycle paths reduce the number of negative -slack paths , so that timing closure is more easily achieved. In addition, reduced constraints prevent excessive optimization such as upsizing of cells on non-functional timing paths; this leads to reduction of design area .
On the other hand , added exceptions hurt because they add complexity in optimization and extra care-abouts in timing analysis and optimization processes. Moreover, from our experiments it appears that the EDA industry, by convention, preserves exceptions on nodes in a circuit throughout the optimization process. This preservation of exceptions on nodes prevents restructuring and reduces the design solution space: feasible solutions with restructuring are excluded from consideration.
Intuitively, there must be a tradeoff between setting timing exceptions and discarding timing exceptions. In Section III, we examine the impact of timing exceptions on the design opt imization process in detail. 2) Which exceptions give net benefit when inserted? Timing exceptions can be classified not only by their format but also by the timing criticality of the associated paths. Timing criticality implies negative timing slack on paths specified by the exceptions before the timing exceptions are applied. Hence, the 'exception space ' has two dimensions as shown in Figure 4 . Within this exception space, we examine which exceptions are effect ive versus ineffective for timing optimization. In Section IV, we seek to identify beneficial exceptions in this exception space.
In the description of exceptions, paths are lists of "<from", "< through" and "<to" points. Each point can be a clock or input/output port, or a pin of a cell instance including registers (flip-flops) and any combinational cells . 2 Figure 3 shows an example of timing exceptions in SOC. In this example , we declare three forms of exception -false paths with "<through" points , false paths without "<through" points, and multi cycle paths between two registers . Mult icycle paths are usually defined between two registers , between input/output points , or between different clock domains. In general, "<through" points are not used with multi cycle path definitions.
Timing exceptions between different clock domains and false paths using only start (-from) or end (-to) points are usually specified by users ; these are often called user-defined false paths. Timing exceptions between registers or input/output ports can be additionally extracted and applied using commercial CAD tools. In this work , we focus on whether the generated timing exception is beneficial. We perform experiments on the timing exceptions which are defined between two registers or between a register and an input/output pin. times. Our initial intuition regarding this question is that (i) higher benefit can be obtained when timing exceptions are extracted as late as possible, since more accurate timing information is available in later design stages with the convergence of spatial embedding and parasitics ; on the other hand, (ii) higher benefit can be obtained when timing exceptions are applied as early as possible , since we can maxim ize the benefit of timing exceptions as much as possible before performing excessive timing optimizations. Figure 5 illustrates feasible scenarios to extract and apply exceptions. DC, PLACE , PLACE -OPT, CTS, CTS -OPT, and ROUTE respect ively denote synthesis (using Synopsys Design Compiler) , placement, timing optimization after placement, clock tree synthesis , timing optimization after clock tree synthesis, and routing. Exceptions extracted after the DC stage can be applied before the PLACE, PLACE-OPT, CTS and CTS-OPT stages. Exceptions extracted after the PLACE-OPT stage can be applied in advance to the following stages. However, if we apply exceptions at a stage which is far from the stage at which the exceptions were extracted, most of the exceptions with "through" points would not be feasible since the name or structure of a given point (in the exception specification) can be changed during optimization. In Section V, we experimentally determine when exceptions should be extracted and applied to achieve the best QOR results. Our experiments extract timing exceptions from each stage -after placement (PLACE), placement optimization (PLACE-OP7), CTS, CTS optimization (CTS-OP7) and routing (ROUTE) -and apply the exceptions to the next stage so as to identify the most beneficial design stages for extraction and application of exceptions .
Fig. 7 . Full-adder circuit in RCA.
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on these paths in different ways: (I) false paths (FP) with "through" points, (2) false paths without "through" points, (3) multicycle paths (MCP) with "through " points , and (4) multicycle paths without "through" points.
Applying these different types of exceptions , we analyze quality of optimization in three different commercial tools, i.e., Synopsys DesignCompiler (DC) [14] , Cadence SOC Encounter (SOCE) [18] , and Synopsys Astro (ASTRO) [16] . Table I shows the timing and area results from each tool. For DC, we measure timing and area after performing incremental timing optimization. For SOCE and ASTRO, we measure timing and area after perform ing placement and routing with timing optimizations. The first driving question above elicits the hypothesis that added timing exceptions help remove overconstraints, but can increase optimization complexity. To prove this hypothesis, we perform experiments with the two types (false and multicycle paths) of exceptions . In addition, we study the impact of "through" points , which may prevent circuit restructuring and degrade timing results .
We also compare two different forms of timing exceptions compact and equivalent complex form. Figure 8 shows three compact forms and their equivalent forms of exceptions (upper) with complex forms of equivalent exceptions (lower). We use AES cipher circuit (Table V) as a testcase. We take 20 start ("-from") points from k-top critical paths, and we make equivalent complex form exceptions by specifying all corresponding end ("-to") points. We define compact and complex form exceptions for "-to" and "<through" cases in the same way.
A. Difference of Timing Exceptions
We compare the impact of different types of timing exceptions. We use a 4-bit ripple carry adder (RCA) as shown in Figure 6 to analyze the impact of timing exception types. A full adder circuit is shown in Figure 7 .
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to Caul, and from C in to Caul, and define timing exceptions Table II shows optimization results after applying exceptions. In the results, compact forms of timing exceptions show better timing and TAT results than complex forms. And, TNS is degraded with "through" point in case (c).
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false paths. Thus, we design a scalable artificial circuit as shown in Figure 10 . It is difficult to analyze the impact of timing exceptions in large real designs due to the complexity and uncontrollability of the number of We perform placement and routing (P&R) for five cases, i.e., without false paths, with 25% of all false paths, with 50% of all false paths, with all false paths, and with multicycle path (MCP) exceptions only. 25% and 50% false paths are selected according to the ascending order of timing slack values, i.e., top 25% and 50% of critical paths are selected. For P&R, we use a traditional timing-driven implementation flow with Cadence SOC Encounter, and a signoff timing analysis flow with Synopsys Prime Time vB-2008.12-SP2 [15] . In the artificial circuits, real multicycle paths do not exist. So, we define four multicycle paths arbitrarily, i.e., from IN...2 and IN.3 to OUT...2 and OUT.3 among 16 register-to-register paths. After placement and routing (P&R), we measure worst negative slack (WNS), total negative slack (TNS), area, and runtime (TAT). Table IV summarizes timing, area, and runtime with respect to the number of timing exceptions applied.
The circuit consists of cascaded unit circuits, with the unit circuit having one select port and four input-output pairs. The unit circuit contains two false paths, so that we can control the number of false paths easily by cascading the unit circuit.
To calculate the total number of paths, we count all incoming paths at the four output nodes of each stage. Initially, for l-stagc circuit, the numbers of incoming paths for output nodes are The number of true paths in the circuit is then calculated using the same method after removing false paths in the circuit, and finally, the number of false paths is calculated by subtracting the number of true paths from the total number of paths.
We apply different clock periods for each circuit, since the length of combinational paths is different and proportional to the number of stages. Table II1 From the experimental results, we observe the following. 1) Comparison of the results between "Without exceptions" and "FP wlo through" or "MCP wlo through" : timing is improved and area is reduced. This is because three critical paths are removed due to timing exceptions. 
B. Experiments on 'through ' Points
From Table 1 , we also observe that the area from "wi through" is significantly smaller than that from "w/o through". We can conclude that "through" points prevent aggressive optimization. The reason for timing degradation and smaller area due to "through ' points may stem from the fact that optimization tools try to preserve the points given by timing exceptions. Hence, aggressive timing optimizations while sacrificing area, such as logic restructuring, are prevented for the points specified by timing exceptions. Figure 9 compares the resulting circuits after optimization with "through" points in (A) and without "through" points in (B). During optimizations without "through" points, cells in a critical path (from Cin to COUI) have been changed from AND2 -OR3 to A0121 -I N V. However, with "through" points, original circuit topology is maintained. [14] We use multicycle paths without "through" points and false paths with "through" points. Figure 12 shows experimental results when we apply top-I 0%, 25%, 50% and 100% of exceptions in descending order of criticality (timing slack). Figure 12 shows the worst negative slack after the incremental optimization with different number of timing exceptions. From the figure, we observe that WNS is not improved by non-critical exceptions, and in fact remains the same as when no exceptions are applied (0% cases in Figure 12 ). However, critical false paths and multicycle paths improve timing slack. Critical timing exceptions without "through" points (Critical MCP) effectively reduce the worst timing slack, but critical timing exceptions with "through" points (Critical FP) do not significantly improve timing slack. Timing results (WNS) after applying critical and non-critical exceptions.
B_ Effective Timing Exceptions
We can use critical exceptions rather than non-critical exceptions. However, not all critical exceptions are beneficial: the critical exceptions can be either effective or ineffective for design timing optimization. Ineffective exceptions need to be avoided in design optimization.
Effective timing exceptions. To be beneficial in design optimization, timing exceptions need to (I) tum negative slack to positive, (2) improve large negative slack to the point where it can be turned to positive with a simple sizing optimization, or (3) improve timing slack of non-critical paths which may have either positive or negative slack values. The first condition enables direct improvement of timing quality without any extra optimization cost. The second condition allows improvement of timing quality without using aggressive optimization, so that the limitation on restructuring due to timing exceptions may not affect the final timing quality. The third condition is expected to reduce design area.
Ineffective timing exceptions. Some timing exceptions do not help to reduce timing slack. In Figure 13 , whether or not we define path A as a false path, the timing slack for each timing point (all input/output pins of cells, or primary ports) of the path will not change if the path B is a true path and has tighter timing requirement (worse timing slack) than path A. Therefore, adding a timing exception for path A will only prevent restructuring that may be required for path B to be optimized . Even if timing exceptions improve timing slack, they can be regarded as ineffective if their timing improvement is small and the timing slack is still critical, so that aggressive timing optimization is required. In this case, timing degradation from restrictions on optimization due to timing exceptions can outweigh any timing improvement from the timing exceptions themselves.
To filter out ineffective timing exceptions from the generated timing exceptions, we propose the following metrics -Maxlmp, Sumlmp, Avglmp and Endlmp -to quantify the effectiveness of timing exceptions. Formally, (I) In summary, timing exceptions without "through" points reduce timing slack and do not hurt optimization processes. By contrast, timing exceptions with "through" points may help reduce timing slack, but they limit the optimization (restructuring) solution space, so that overall optimization quality is degraded for the paths specified by such timing exceptions.
IV. BEN EFICIAL TIMING EXC EPTIONS
Since a larger number of timing exceptions with "through" points degrade the optimization quality, we wish to reduce the number of exceptions with "through" points. In other words, we have to audit exceptions to obtain beneficial timing exceptions. From the results, we observe that timing exceptions help reduce timing violations for small numbers of stages, stage-I and stage-2, compared to the results for no exceptions; however, the improvement is quite small and not consistent. For large numbers of stages, stage-4 and stage-8, the timing violations with false paths are worse than those without false paths. In addition, for the stage-S case, runtime increases excessively without improving timing compared to the case of no exceptions. When we apply MCP exceptions, QOR is improved.
Analysis of the circuit topology after optimization gives the same conclusion as with the RCA example: when many false paths are used, so that many "through" points are specified, restructuring is limited and timing is degraded. saCE performs restructuring when timing exceptions without "through" points are applied, as shown in Column 3 (0% FP), and Column 7 (MCP) cases. Figure I I shows the unit circuit as restructured by saCE.
A. Critical Timing Exceptions
First, we examine the impact of critical exceptions (on negative timing slack paths) and non-critical exceptions (on positive slack paths) in the exception space (Figure 4) . To compare the impact of critical and non-critical exceptions, we perform experiments with four different kinds of exceptions -critical false paths, critical multicycle paths, non-critical false paths and non-critical multicycle paths. We select 10,000 exceptions and apply them in the incremental different number of exceptions. From the results , we observe that runtime increases acco rding to the number of exceptions. Runtime with 10,000 false paths is up to 16 times larger than that without false paths . Even though the opt imization runtime increases, the timing slack does not change accordingly in any of our metrics and testcases. In add ition , even though there is a improvement, it is difficult to distingu ish the benefits of timing exceptions from the ' inherent no ise ' in Ie implementation tool s [11] , since the improvement is quite small (e.g., maximum WNS and TNS improv ements of AES testcase against the "0" exceptions are only I2ps and 2.05ns, respectively).
where p is a path that is specified by a false path , c is a timing point belonging to the path p, and Cend is an endpoint of the path p. Sc and s~respectively denote the timing slack of the timing point c before and after defining path p as a false path . U max , U sun " u avg and U end are threshold values for each metric. It is difficult to quantify the timing benefit from restructuring until we evaluate all poss ible technology mapp ings during timing optimization. Hence , we introduce a threshold value that tradeoff the effectiveness of false paths and the benefit which may be obtained if restructuring occurs.
• Maxlmp prunes ineffective paths wh ich do not give a slack improvement mo re than alpha max at any cells in the pa th. The unde rlying assumption of Maxlmp filter is that if no cell s in a path have improvements larger than a given small threshold, all timin g arcs in the path may be overl apped with true critical paths as shown in Figure 13 .
• Sumlmp (Avglmp) checks the sum (average) of slack improvements of all timing arcs in a tim ing path. Underlying assumption s of these filter s are that if the total slack improvement along a path is less than a given small threshold, the path may be still crit ical after specified as a false path. Henc e, the path still requi res aggressive optimization but the opt imization will be limited if specified as a false path .
• Endlmp checks the timing slack improv ement at the endpoint of a path. If an endpoint slack of an exception is too sma ll or not improved, the path can be con sidered as an ineffective exception due to the sim ilar reason of Sumlmp or Avglmp. We apply selected false paths from the above four metrics to our testcases. Table V summarizes the area and timing information of our testcases, impl emented without using timing exceptions . We find which des ign stages are most benefic ial to extract and to apply tim ing exceptions. To max imize the benefit from timing exceptions, we may extract exceptions in very early desi gn stages , e.g. , right after synthesis, and use the exceptions in the later design stages. However, there is a problem with timing mismatch between design stages. Figure s 14, 15, 16 and 17 compare tim ing slack of topmost critic al paths (specified between registers) between different design stages . Figure 14 shows tim ing correlation between synthesis and placement, and Figure 15 shows timin g correlation between placement and CTS. Figures 16 and 17 show timing correlation betwe en placement and CTS and between CTS and rout ing, respect ively. We observe that timing between synthesis and placement stages is not well correl ated, so that the timing exceptions based on the synthes ized netlists may no longe r be valid for the later design stages. However, after placement, the timing correlation between stages is improved to more than 0.7. 
Module
We extract 10,000 false paths from our testcase with SpyGlass-TXV v4.2 [17] . From the 10,000 false paths, we obtain the various number of effective exceptions with the proposed metrics using TcIscript applicable to Synopsys PrimeTime [15] . We apply the selected exceptions at the placement optim ization stage of Cadence SOC Encounter (SOCE) [18] , and we observe timing improvements after tim ing optimization.
Table VI summarizes worst negativ e slack (WNS), total negat ive slack (TNS) , and opt imization runt ime of our testc ases after applying We select 1,000 false paths whi ch have largest improvements with respect to the Maxlmp metric at each stage . We apply these exceptions to the next stages, and examine QOR (W NS, TNS and Area) after placement and rout ing. timmg exceptions at every stage requires large runti me and effort. Based on timing corre lation results between stages and optimization results in Table VII , we can conc lude that timing exceptions need to be extracted after plac ement or the first post-placement opti mization stages , when most of timing critical paths are discovered. Table VII summarizes the QOR improvements when timing exceptions are extracted and applied at different design stages . We observe that tota l negative slack (TNS) is improved , when exceptions are extracted after placement or the first post-placement optimization (Place-opt) stages .
To improve the resu lts further, it may better to extract exceptions at each stage and apply them in the next stage . However, extracting
VI. G UID ELINES TO TIMI NG EXC EPTIO NS IN D ES IGN O PTIM IZATION
We show the impact of timing exceptions in desig n opti mization and when timing exceptions need to be extracted and applied. Based on the observations from our experiments, we provide the following guide lines for the use of timing exce ptions in design optimization.
• Optim ization runtime increases rapid ly with increasing number of applied timing exceptions . However, such large runtime overhead does not lead to better QOR. Hence, in design optimization, designers need to use on ly clear ly effective timing exceptions.
All exceptions
User defined timing excep tions
In this work, we evaluate the impact of timing exceptions with respect to timing violations, area and optimization runtime. We also explore filtering methods to identify beneficial tim ing exceptions. And, we identify a ' sweet spot' in the design flow when exceptions should be extracted and applied for maximum benefit. We have furthermore proposed a design methodology for beneficial insertion of timing exceptions: (I) critical and effective timing exceptions should be extracted and applied after the placement stage , and (2) ineffective false paths should be pruned for better QOR. We believe that our motivating questions, experimental framework, and initi al results can serve as a foundation for the development of novel methodologies that maximally leverage timing exceptions in the IC implementation flow.
Our ongoing work studies several other facets of timing exceptions. First , we seek improved ways of extracting and auditing consistently beneficial exceptions, to improve design QOR and TAT. Second, we seek quantified metrics of both user-and automatically-defined exceptions, to better predict their impact on final design outcomes. Finally, we continue to pursue production-quality tim ing exception methodologies for general SOC implementation flows.
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• First-order timing exceptions that are always beneficial are those without "through" points. With "through" points, the optimization quality is not improved significantly, and can even be degr aded .
• When specifying timing exceptions, the declaration form must be as compact as possible.
• Timing exceptions should be extracted after placement or the first post-placement optimization stages, when most of the design 's critical paths have been revealed, and most of the required restructuring has already been performed. • It is better to not use timing exceptions with "through" points in design optimization, unless the timing slack improvement is clear and sufficient. Our observations imply the following requirements: (I) new design optimization tools or flows, such as timing exception-aware timing optimization that ma intains timing exceptions throughout the flow without preserving the detailed points in the netlist specified by tim ing exceptions, and (2) high-quality constraints comp action tools to compress the number of exception points.
For now, in the context of the traditional timing-driven design methodology, we suggest a design flow to more effectively use timing exceptions in des ign optim ization . Figure 18 illustrates the proposed design flow.
VII. CON C LU S ION
Adding timing exceptions is traditionally regarded as helpful for design optim ization because overconstraints are removed by the exceptions. Howev er, timing exceptions are not always beneficial and can even degrade design quality of results. According to the proposed flow, when synthesizing RTL codes into gate-level netlists, user-defined timing exceptions which give clear benefits, such as exceptions between different clock domains, can be added to the SDC (Synopsys Design Constraints). After synth esis, false paths and multi cycle paths that do not have "through" points can be generated and appended into the SDC. We use Atrenta SpyGlass-TXV [17] flow for automatic generation of timing exceptions. After placement (or placement optimization), we extract exceptions with "through" points. However, add itional ' auditing' of exceptions may be required to find effective ones, since applying too many exceptions with "through" points is harmful to TAT and QOR . Finally, at the stat ic timing analysis (STA) stage , all exceptions can be used, so as to reduce the number of timing violations.
